

09/12/00
C929 U.S. PTO09/12/00
659835 PTO

**UTILITY
PATENT APPLICATION
TRANSMITTAL**

(Only for nonprovisional applications under 37 CFR § 1.53(b))

Attorney Docket No.

850063.498D2

First Inventor or Application Identifier

Paolo Menegoli

Title

DMOS TRANSISTORS WITH
SCHOTTKY DIODE BODY STRUCTURE

Express Mail Label No.

EL487804375US

APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

1. **[+]** General Authorization Form & Fee Transmittal
(Submit an original and a duplicate for fee processing)2. **[+]** Specification [Total Pages] **24**
(preferred arrangement set forth below)

- Descriptive Title of the Invention
- Cross References to Related Applications
- Statement Regarding Fed sponsored R & D
- Reference to Microfiche Appendix
- Background of the Invention
- Brief Summary of the Invention
- Brief Description of the Drawings (if filed)
- Detailed Description
- Claim(s)
- Abstract of the Disclosure

3. **[+]** Drawing(s) (35 USC 113) [Total Sheets] **12**4. Oath or Declaration [Total Pages] **2**a. Newly executed (original or copy)b. **[+]** Copy from a prior application (37 CFR 1.63(d))
(for continuation/divisional with Box 17 completed)

- i. **DELETION OF INVENTOR(S)**
Signed statement attached deleting
inventor(s) named in the prior application,
see 37 CFR 1.63(d)(2) and 1.33(b)

5. Incorporation By Reference (useable if box 4b is checked) The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered to be part of the disclosure of the accompanying application and is hereby incorporated by reference therein.

6. Microfiche Computer Program (Appendix)7. Nucleotide and Amino Acid Sequence Submission
(if applicable, all necessary)

- a. Computer-Readable Copy
- b. Paper Copy (identical to computer copy)
- c. Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS8. Assignment Papers (cover sheet & document(s))9. 37 CFR 3.73(b) Statement
(when there is an assignee) Power of Attorney10. English Translation Document (if applicable)11. Information Disclosure
Statement (IDS)/PTO-1449 Copies of IDS
Citations12. Preliminary Amendment13. Return Receipt Postcard14. Small Entity Statement(s) Statement filed in prior application,
Status still proper and desired15. Certified Copy of Priority Document(s)
(if foreign priority is claimed)16. Other: Certificate of Express Mail
Check
Copy of European Search Report

17. If a CONTINUING APPLICATION, check appropriate box and supply the requisite information below and in a preliminary amendment

 Continuation Divisional Continuation-In-Part (CIP) of prior Application No.: 09/243,017
Prior application information: Examiner Michael Trinh Group / Art Unit 2822
 Claims the benefit of Provisional Application No. _____
CORRESPONDENCE ADDRESS

E. Russell Tarleton
 Seed Intellectual Property Law Group PLLC
 701 Fifth Avenue, Suite 6300
 Seattle, Washington 98104-7092
 Phone: (206) 622-4900
 Fax: (206) 682-6031

Respectfully submitted,

TYPED or PRINTED NAME E. Russell TarletonREGISTRATION NO. 31,800SIGNATURE E. Russell TarletonDate Sept. 10, 2000

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant : Paolo Menegoli
Filed : September 12, 2000
For : DMOS TRANSISTORS WITH SCHOTTKY
DIODE BODY STRUCTURE

Docket No. : 850063.498D2
Date : September 12, 2000

Box Patent Application
Assistant Commissioner for Patents
Washington, DC 20231


CERTIFICATE OF MAILING BY "EXPRESS MAIL"

Assistant Commissioner for Patents:

I hereby certify that the enclosures listed below are being deposited with the United States Postal Service "EXPRESS MAIL Post Office to Addressee" service under 37 C.F.R. § 1.10, Mailing Label Certificate No. EL487804375US, on September 12, 2000, addressed to Box Patent Application, Assistant Commissioner for Patents, Washington, DC 20231.

Respectfully submitted,

Seed Intellectual Property Law Group PLLC


Jeannette West / Brunetta Ishman / Kennethia Ishman

Enclosures:

Postcard
Check
Form PTO/SB/05
General Authorization Under 37 C.F.R. § 1.136(a)(3) and Fee Transmittal (+ copy)
Preliminary Amendment
Copy of Specification, Claims, Abstract (24 pages)
Copy of 12 Sheets of Drawings (Figures 1-18)
Copy of Declaration and Power of Attorney
Information Disclosure Statement, European Search Report, Form PTO-1449

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Present Application:

Applicant : Paolo Menegoli
Title : DMOS TRANSISTORS WITH SCHOTTKY
DIODE BODY STRUCTURE
Docket No. : 850063.498D2
Date : September 12, 2000

Prior Application:

Examiner : Michael Trinh
Art Unit : 2822
Application No. : 09/243,017

Box Patent Application
Assistant Commissioner for Patents
Washington, DC 20231

PRELIMINARY AMENDMENT

Assistant Commissioner for Patents:

Please amend the above-identified application as follows:

In the Specification:

Amend the specification by inserting a new section before the "Technical Field" as follows:

-- CROSS-REFERENCE TO RELATED APPLICATION

This application is a divisional of pending United States Patent Application No. 09/243,017, filed February 3, 1999, which is a divisional of United States Patent No. 5,925,910, issued July 20, 1999.--

On page 2, line 21, replace "load will" with --load L will--.

On page 4, line 12, insert --12 and 20-- after "epi pockets".

On page 4, line 17, replace "section" with --sectional--.

On page 6, line 23, replace "accommodate" with --account--.

On page 10, line 23, replace "electrode" with --electrodes 84--.

On page 14, line 14, insert --SD-- following "diode".

In the Claims:

Please cancel claims 1-23 and 25-28.

REMARKS

Claims 24 and 29-33 are now pending in the present application. Favorable consideration and a Notice of Allowance are earnestly solicited.

Respectfully submitted,
Paolo Menegoli
Seed Intellectual Property Law Group PLLC


E. Russell Tarleton
Registration No. 31,800

ERT:vs

701 Fifth Avenue, Suite 6300
Seattle, Washington 98104-7092
Phone: (206) 622-4900
Fax: (206) 682-6031

DMOS TRANSISTORS WITH SCHOTTKY DIODE BODY STRUCTURE

TECHNICAL FIELD

This invention relates to power MOS (DMOS) transistors, and
5 more particularly, to a Schottky diode incorporated in parallel with an intrinsic
body diode of a DMOS transistor to reduce parasitic effects.

BACKGROUND OF THE INVENTION

Power MOS transistors, also called DMOS transistors, are commonly used to drive inductive loads such as solenoids or DC motors. A
10 DMOS transistor can transfer peak currents of up to 280 amps or continuous currents of up to 70 amps to an inductive load. The DMOS transistor may operate at voltages as high as 1,000 volts with a resistance as low as 0.02 ohms. The DMOS transistor is also not susceptible to thermal runaway or secondary breakdown problems.

15 DMOS transistors are typically fabricated in an IC chip which is connected to control the inductive load. The semiconductor structure of the DMOS transistor gives rise to parasitic effects which, under the appropriate conditions, may degrade the performance of the transistor. Specifically, body diodes, parasitic bipolar junction transistors (BJTs) and capacitances influence
20 the operation of the DMOS transistor.

The parasitic effects may be illustrated with reference to a conventional H-bridge circuit shown in Figure 1. An inductive load L is powered by four N-channel DMOS transistors, M1, M2, M3, and M4. A drain of the transistor M2 and a drain of the transistor M3 are connected to a voltage
25 source Vcc. A source of the transistor M4 and a source of the transistor M1 are connected to a ground voltage reference. A source of the transistor M2 and a drain of the transistor M4 are connected to a first end of the inductive load L, and

a source of the transistor M3 and a drain of the transistor M1 are connected to a second end of the inductive load L. Each of the DMOS transistors is shown with a respective body diode Db1, Db2, Db3, and Db4 connected between the source and the drain. The body diode is intrinsic to the structure of the DMOS transistor. Parasitic transistors QP and QP2 are also shown.

The four DMOS transistors of the H-bridge circuit control the delivery of current to the inductive load L. The DMOS transistors are alternately switched on and off to permit current to flow from the voltage source Vcc to the ground voltage reference. For example, when the transistors M1 and M2 are switched on and the transistors M3 and M4 are switched off, current will flow from the voltage source Vcc, through the transistor M2, the inductive load L, and the transistor M1 to the ground voltage reference. If the transistors M3 and M4 are switched on, and the transistors M1 and M2 are switched off, current will flow from the voltage source Vcc through the transistor M3, the inductive load L, and the transistor M4 to the ground voltage reference.

When the DMOS transistors switch on or off to change the direction of current in the inductive load L, the inductive load L will react by applying a transient voltage to oppose the changing current. The transient voltage will often activate the parasitic devices in the DMOS transistor. For example, with reference to Figure 1, if the transistors M3 and M4 are conducting current through the inductive load L and are switched off, the inductive load will react to maintain the current. Specifically, the drain of the transistor M1 will be driven below the ground voltage reference to draw current through the transistor M1, and the source of the transistor M2 will be driven above the voltage source Vcc to force current through the transistor M2. The parasitic effects may be demonstrated by examining the structure of the DMOS transistor.

A cross-sectional view of a conventional N-channel DMOS transistor 8 of the type used for the transistors M1-M4 is shown in Figure 2. It

has gate G, source S, and drain D, terminals as shown as well as a parasitic PNP transistor QP2 and a body diode Db. The structure of DMOS transistor 8 may be provided by a method known to those skilled in the art.

The body diode Db is comprised of a P⁺ type body region 10 and 5 an N type epi pocket 12. The body diode Db is intrinsic to the structure of the DMOS transistor 8 and has a turn-on threshold voltage and a series resistance. The parasitic PNP transistor QP2 is comprised of the P⁺ body region 10 acting as an emitter, an N⁺ type drain region 14 and the epi pocket 12 acting as a base, and a P⁻ type substrate 16 acting as a collector. A finite resistance in the P⁻ substrate 10 16 is represented by a resistor Rsub. A P⁺ type region 18 links the P⁻ substrate 16 with a ground voltage reference at a surface of the P⁻ substrate 16. A second N type epi pocket 20 is shown in the P⁻ substrate 16 to support a separate device.

The known DMOS transistor 8 operates as follows. When a voltage at the drain terminal D exceeds a voltage at the source terminal S, and a 15 positive voltage is applied to the gate terminal G which exceeds a threshold voltage of the DMOS transistor 8, current flows from the drain terminal D and the N⁺ drain region 14 to two N⁺ type source regions 22 and 24 through N type channels induced in the P⁺ body region 10. When the voltage applied to the gate terminal G falls below the threshold voltage, the transistor is turned off and 20 current through the DMOS transistor 8 stops.

The body diode Db and the parasitic PNP transistor QP2 may be activated when a voltage applied to the source terminal S of the DMOS transistor 8 exceeds a voltage at the drain terminal D of the DMOS transistor 8. This is called an oversupply effect. If the voltage at the source is sufficiently high, the 25 body diode Db will be forward biased, and a recirculation current will flow from the source terminal S, through the P⁺ body region 10, the epi pocket 12, and the N⁺ drain region 14 to the drain terminal D. When the parasitic PNP transistor QP2 is activated, a portion of the current from the source terminal S will flow

through the emitter, the base, and into the P⁻ substrate 16 acting as the collector of the transistor QP2.

The efficiency of the transistor QP2 may be reduced by surrounding the DMOS transistor 8 with an N⁺ type region which, together with a buried N⁺ type layer, will act as a highly doped base so that only a small fraction of the current from the source terminal S (usually 3 to 4%) may reach the P⁻ substrate 16. The current into the P⁻ substrate 16 raises the potential of the substrate because it has a finite resistance R_{sub}. The epi pockets 12 and 20 have a voltage close to the voltage of the P⁻ substrate 16 which enhances the effect of this current. A rising potential in the P⁻ substrate 16 may forward bias junctions between the P⁻ substrate 16 and the epi pockets 12 and 20, and consequently inject current into the epi pockets. Such current injection is highly undesirable. A conventional method of alleviating the effect is to connect the P⁻ substrate 16 to a ground reference potential. However, this solution exacerbates another parasitic effect known as the below ground effect.

The below ground effect is described with reference to a cross-section view of the conventional N-channel DMOS transistor 8 shown in Figure 3. The structure of the DMOS transistor 8 is identical to that of the DMOS transistor 8 shown in Figure 2, and equivalent regions and elements have been given the same reference numerals. In addition to the regions and elements shown in Figure 2, two N type epi pockets 26 and 28 support other devices located near the DMOS transistor 8 in the P⁻ substrate 16. Each of the epi pockets 20, 26, and 28 receive a device current I_{cP}. A parasitic, bulk distributed NPN transistor QP is shown having the epi pocket 12 and the N⁺ drain region 14 acting as an emitter, the P⁻ substrate 16 and the P⁺ region 18 acting as a base, and each of the epi pockets 20, 26, and 28 acting as collectors for the transistor QP.

When the source terminal S of the DMOS transistor 8 is connected to the ground voltage reference and a voltage is applied to the drain terminal D

sufficiently below the ground voltage reference, the below ground effect occurs. First, the body diode D_b becomes forward biased and allows a recirculation current to pass from the source terminal S and the P^+ body region 10 to the N^+ drain region 14 and the drain terminal D. Second, the transistor QP is activated.

- 5 The base emitter junction of the transistor QP will become forward biased in this instance because the base of the transistor QP is held to the ground voltage reference while the voltage at the emitter is driven below the ground voltage reference. Each of the epi pockets 20, 26, and 28 may deliver some current as collectors to the transistor QP. The recirculation current drawn by the source
- 10 terminal S of the DMOS transistor 8 is split between the body diode D_b and the transistor QP. Typically, the emitter of the transistor QP carries between 10% and 50% of the recirculation current, depending on the relevant efficiencies of the body diode D_b and the forward biased base emitter junction of the transistor QP. The split of the recirculation current may be worse if a sense resistor is
- 15 connected in series with the DMOS transistor 8. In fact, a voltage drop across the sense resistor may make the junction between the P^+ body region 10 and the N^+ drain region 14 inefficient with the result that all of the recirculation current may be injected into the P^- substrate 16.

If the DMOS transistor 8 is subject to either the oversupply effect

- 20 or the below ground effect, and sufficient current is drawn through one of the parasitic transistors QP2 or QP, an avalanche breakdown or a secondary breakdown of the respective parasitic transistor may occur which could result in a catastrophic failure of the DMOS transistor 8. When current is drawn through one of the parasitic transistors into the P^- substrate 16, and the voltage of the P^- substrate 16 is raised due to its resistance R_{sub} , then there is the potential of a turn-on of an SCR which may lead to a latch condition, which is very dangerous.
- 25

Several techniques have been implemented to overcome the effects of the body diode and parasitic bipolar devices within the DMOS structure. In

one approach, an external silicon diode is placed in parallel with the DMOS structure, and a low voltage Schottky diode is placed in series with the drain of DMOS structure. The external silicon diode diverts current away from the body diode and the parasitic bipolar devices. However, with this approach, the DMOS
5 structure sacrifices power to the Schottky diode and the external diodes increase the cost of the device. Another method includes completely isolating the device with a well region. Although this method may be fairly effective, it is very expensive and presents the risk of parasitic SCR. A third approach involves a technique for modifying the body diode so that the minority carriers in the P and
10 N regions have a shorter lifetime which decreases the recombination time. However, this modification increases the resistance of the P and N type materials and complicates the fabrication of the DMOS structure.

A fourth method for preventing parasitic effects in an N-channel DMOS transistor is described in U.S. Patent No. 4,811,065 to Cogan which is
15 incorporated herein by way of reference. Cogan discloses a conventional vertical DMOS transistor having a Schottky diode placed in parallel with the body diode. The Schottky diode is forward biased by a voltage drop which is lower than the voltage drop needed to forward bias the body diode, and therefore the Schottky diode bypasses all current from the source of the DMOS transistor while
20 preventing the body diode from becoming forward biased. The resultant structure increases the operational speed of the DMOS transistor by reducing the storage of minority carriers in the body diode. However, the DMOS structure of Cogan does not accommodate for the effects of parasitic BJTs associated with a power DMOS structure on an integrated circuit having many other transistors on
25 the same substrate.

SUMMARY OF THE INVENTION

According to principles of the present invention, a Schottky diode is formed on the same integrated circuit with a DMOS transistor in parallel with a body diode. The Schottky diode diverts current from the body diode in the 5 event of a below ground effect or an oversupply effect, and thereby prevents an activation of parasitic devices in the structure of the DMOS transistor. A method for fabricating the DMOS transistor according to the principles of the invention is also disclosed.

BRIEF DESCRIPTION OF THE DRAWINGS

10 Figure 1 is an electrical schematic diagram of an H-bridge circuit controlling an inductive load according to the prior art.

Figure 2 is a cross-sectional view of an N-channel DMOS transistor in a substrate according to the prior art.

15 Figure 3 is a cross-sectional view of an N-channel DMOS transistor in a substrate according to the prior art.

Figures 4-16 are cross-sectional views of a process of manufacturing a DMOS transistor according to a first embodiment of the invention.

Figure 16A is a cross-sectional view of a DMOS transistor 20 according to an alternative embodiment of the invention.

Figure 17 is a partial electrical schematic diagram of an H-bridge circuit controlling an inductive load with a DMOS transistor according to the first embodiment of the invention.

Figure 18 is a cross-sectional view of the DMOS transistor of 25 Figure 16 including parasitic elements according to the first embodiment of the invention.

DETAILED DESCRIPTION OF THE INVENTION

A method for constructing an N channel DMOS transistor according to a first embodiment of the invention is shown in Figures 4-16.

As shown in Figure 4, a lightly doped P type silicon substrate 50 is

5 provided having a dopant concentration in the range of $1-2E15 \text{ cm}^{-3}$. A mask 52, preferably containing nitride, is formed on the surface of the substrate 50 and is patterned to create a dopant introduction window 53. An N^+ type buried region 54 is formed in the substrate 50 through the dopant introduction window 53. The N^+ buried region 54 is formed with a conventional ion implantation process using

10 an N type dopant such as arsenic or antimony with an implant energy of 60 KeV resulting in a dopant concentration in the range of $5E19-2E20 \text{ cm}^{-3}$. A drive-in step may be used to diffuse the N^+ buried region 54 into the substrate 50. After the implant, the substrate is annealed at a temperature between 1150°C and 1250°C . The mask 52 is then removed.

15 As shown in Figure 5, a new mask 56 is grown or deposited on the surface of the substrate 50 and is patterned to expose an annular area surrounding the N^+ buried region 54. The exposed annular area is implanted with boron ions at an implant energy of 60 KeV to produce a P^+ type buried region 58 having a dopant concentration in the range of $2-5E18 \text{ cm}^{-3}$. The mask 56 is removed and

20 the substrate 50 is annealed at a temperature between 1000°C and 1100°C .

As shown in Figure 6, an N type epitaxial layer 60 is grown on the substrate 50. The epitaxial layer 60 has a thickness of $2-4 \mu\text{m}$ and is doped with arsenic or phosphorus ions at 1000°C to 1100°C to a dopant concentration in the range of $0.5-2E16 \text{ cm}^{-3}$.

25 As shown in Figure 7, a mask 62 is grown or deposited on the surface of the epitaxial layer 60 and is patterned to leave an annular area of the epitaxial layer 60 exposed. An N^+ type drain region 64 is then formed by implanting or diffusing phosphorus ions to a concentration in the range of

1-3E20 cm⁻³. A conventional thermal drive-in technique is used to diffuse the N type dopant ions from the surface of the epitaxial layer 60 to peripheral portions of the N⁺ buried region 54. The mask 62 is removed and the structure is annealed at 1100°C. A mask 66 is grown or deposited on the surface of the epitaxial layer 60 and is patterned to leave an annular area of the surface of the epitaxial layer 60 exposed, shown in Figure 8. The exposed annular area is implanted with boron ions to form a P⁺ type region 68 with a dopant concentration in the range of 2E16-2E17 cm⁻³. The P⁺ region 68 is implanted and then diffused to reach the P⁺ buried region 58.

10 As shown in Figure 9, a layer of oxide 70 having a thickness of 100 Å to 500 Å is formed on the surface of the epitaxial layer 60 and a nitride film 72, preferably of Si₃N₄ and having a thickness of 1000 Å to 2000 Å, is deposited by chemical vapor deposition (CVD) processing over the layer of oxide 70. The layer of oxide 70 and the nitride film 72 are patterned to cover an active area over epitaxial layer 60 and an annular area over the N⁺ drain region 64 leaving the rest of the surface of the epitaxial layer 60 exposed. The exposed area is implanted with boron ions at an implant energy of 20-40 KeV to produce a field implant having a dopant concentration in the range of 5E17-5E18 cm⁻³. A conventional drive-in technique diffuses the boron ions to form a channel stop under the field oxide. The field oxide is then formed using the same mask of Figure 9 using conventional techniques. A thermal oxidation process is performed at a temperature of between 1000°C and 1100°C to produce two field oxide regions 74 and 76 having a maximum thickness of between 7,000 Å and 10,000 Å. The nitride film 72 and the layer of oxide 70 are then removed. The field oxide regions 74 and 76 created by this step are shown in Figure 10.

As shown in Figure 10, a gate oxide layer 80 is grown over the epitaxial layer 60 and a polysilicon layer 82 is deposited on top of the gate oxide layer 80. The gate oxide layer 80 is between 200 Å and 600 Å thick, and the

polysilicon layer 82 is between 3,000 Å and 5,000 Å thick. The polysilicon layer 82 is doped through the diffusion of phosphorus ions at a temperature of between 900°C and 1000°C, resulting in a dopant concentration in the range of 2-3E20 cm⁻³.

5 As shown in Figure 11, a plurality of gate electrodes 84 are formed from a pattern of the gate oxide layer 80 and the polysilicon layer 82.

As shown in Figure 12, at a larger scale than prior figures, a patterned mask (not shown) is grown or deposited over the areas exposed between the gate electrodes 84 and an area of the epitaxial layer 60 is implanted 10 with boron ions at an implant energy of 20-40 KeV. A P⁻ type body region 86 and a P⁻ type ring region 88 are formed having dopant concentrations in the range of 5E17-2E18 cm⁻³. The P⁻ body region 86 and P⁻ ring region 88 are each self-aligned to the respective gate electrodes 84. This ensures accurate placement with respect to the gates and ease of manufacture. The mask is removed and the 15 structure is annealed at a temperature of between 1000°C and 1100°C.

As shown in Figure 13, a mask (not shown) is grown or deposited on the surface of the epitaxial layer 60 between the gate electrodes 84 exposing two annular regions over the P⁻ body region 86. The exposed regions are implanted with arsenic ions at an implant energy of 60 KeV, resulting in two 20 annular N⁺ type source regions 90 and 92 having a dopant concentration in the range of 1-3E20 cm⁻³. The N⁺ source regions 90 and 92 are self-aligned, along one edge, to the gate electrodes 84, thus ensuring accurate placement with respect to the gate electrode. With reference to Figure 14, another mask (not shown) is grown or deposited on the surface of the epitaxial layer 60 to expose 25 an annular region between the two N⁺ source regions 90 and 92. The exposed region is implanted with boron ions at an implant energy of 15-25 KeV, resulting in annular P⁺ type region 94 having a dopant concentration in the range of

5E19-1E20 cm⁻³. The mask is removed and the structure is annealed at a temperature of between 900°C and 1000°C.

With reference to Figure 15, a BPSG oxide layer 96 is deposited over the field oxide regions 74 and 76, the gate electrodes 84, and the surface of the epitaxial layer 60. The BPSG oxide layer 96 has a thickness of between 0.6 µm and 1.0 µm, and is heated to a temperature of between 900°C and 1000°C to allow the BPSG oxide layer 96 to reflow. Gate contact electrodes (not shown) are formed to establish conductive paths for the gate electrodes 84. The gate contact electrodes are preferably provided by AlSiCu deposited by physical vapor deposition (PVD) processes.

With reference to Figure 16, openings are etched through the BPSG oxide layer 96 above the N⁺ drain region 64, the N⁺ source regions 90 and 92, the P⁺ region 94, the P⁻ ring region 88, and the epitaxial layer 60. The openings are positioned to expose a portion of the P⁻ ring region 88 and the epitaxial layer 60, the P⁺ region 94 and a portion of the N⁺ source regions 90 and 92. A metallic layer 98, preferably of AlSiCu, is deposited in the openings to establish an ohmic contact between the N⁺ source regions 90 and 92, the P⁺ region 94, and the P⁻ ring region 88. The gate electrodes 84 are electrically connected together by the appropriate contacts such as a conductive mesh or second level interconnects, not shown, to retain clarity and because it is well known in the art. A metallic layer 100, also preferably of AlSiCu, is deposited over the N⁺ drain region 64 to provide an ohmic contact for the drain of the DMOS transistor. The metallic layers 98 and 100 are deposited by any suitable technique, PVD being preferred.

The final structure is shown in Figure 16.

An alternative embodiment of the invention is shown in Figure 16A. The cross-section shown in Figure 16A is identical to the cross-section shown in Figure 16 with the exception that the P⁻ ring region 88 is not formed in

the epitaxial layer 60. The P⁺ ring region 88 enhances the performance in some embodiments, but is not necessary in other embodiments of the invention.

The structure and operation of the DMOS transistor M will now be described with reference to Figures 17 and 18. Figure 17 is a partial electrical schematic diagram of an H-bridge circuit controlling an inductive load. A DMOS transistor M according to the first embodiment of the invention is shown in the position of a transistor M4 though it is preferred to use the transistor M for transistors M1, M2, M3, M4 or at other locations in an integrated circuit. A drain of the transistor M4 is connected to a first end of an inductive load L, and a source of the transistor M4 is connected to a ground voltage reference. The parasitic elements are shown in schematic form in Figure 17 and at their general representative locations in silicon in Figure 18. A body diode Db and a Schottky diode SD are connected in parallel between the source of the transistor M4 and the drain of the transistor M4. The body diode Db has a resistance R_{Db} which is shown in series. The Schottky diode SD has a resistance R_{SD} which is also shown in series. A diode Ds with a series resistance R_{DS} is shown connected between a substrate SUB and the drain of the transistor M4. A parasitic PNP transistor QP2 has an emitter connected to the source of the transistor M4, a collector connected to the substrate SUB, and a base connected to the drain of the transistor M4. A parasitic NPN transistor QP is shown having a set of collectors that originate in a plurality of nearby N type epitaxial regions on the same integrated circuit, a base connected to the substrate SUB, and an emitter connected to the drain of the transistor M4.

A cross-sectional view of a DMOS transistor according to the first embodiment of the invention is shown in Figure 18. Similar elements and regions from Figures 16, 16A and 17 are given the same reference numerals. Representative examples of the parasitic elements of Figure 17 are shown in their general locations. The gate electrodes 84 are connected by a gate terminal G, as

is well known in the art. The N^+ drain region 64 has an ohmic connection with a drain terminal D through the layer 100. A body diode D_b is shown between the P^+ region 94, which is in ohmic contact with a source terminal S through the metallic layer 98, and the epitaxial layer 60. A substrate diode D_s is shown 5 between the P^- substrate 50 and the epitaxial layer 60. A Schottky diode SD is shown between the metallic layer 98 and the epitaxial layer 60. The P^- ring 88 may or may not be present, according to a desired design.

The contact between the metallic layer 98 and the epitaxial region 60 is a rectifying contact providing the Schottky diode SD structure. A parasitic 10 PNP transistor QP2 is shown having an emitter in the source terminal S through the P^+ region 94, a base in the epitaxial layer 60, and a collector in the P^- substrate 50. A parasitic NPN transistor QP is shown having a plurality of collectors originating at various localized N type epitaxial wells, a base in the P^- substrate 50, and an emitter in the epitaxial layer 60 of the DMOS transistor.

15 The operation of the DMOS transistor according to the first embodiment of the invention will now be described. The DMOS transistor is switched on by applying a positive voltage to the gate terminal G. An N type channel is created in the P^- body region 86 to conduct current between the N^+ source regions 90 and 92 and the N^+ drain region 64. The N^+ drain region 64 is 20 in ohmic contact with the drain terminal D. The N^+ source regions 90 and 92 are usually connected to a ground voltage reference through an ohmic contact with the source terminal S.

When the DMOS transistor is driving an inductive load, the drain terminal D may be connected to the inductive load. A power supply to the 25 inductive load may suddenly change, as described above, and the inductive load may, as a result, attempt to draw current through the DMOS transistor by reducing the voltage at the drain terminal D below the ground voltage reference at the source terminal S which could result in the below ground effect described

above. The inductive load therefore attempts to draw current from the ground voltage reference through the source terminal S, the DMOS transistor structure, and the drain terminal D. In an ideal DMOS transistor according to the invention, the rectifying contact between the metallic layer 98 and the epitaxial region 60 forms the Schottky diode SD with a forward bias voltage drop of 0.3 volts. In comparison, the ideal body diode Db has a forward bias voltage drop of 0.7 volts. In one embodiment of the DMOS transistor according to the invention, the Schottky diode SD is constructed with a titanium alloy and is likely to have a forward bias voltage drop in the general range of 0.56-0.6 volts and the body diode Db will likely have a forward bias voltage drop in the range of 0.9-1.1 volts. In other embodiments, such as those in which other metals or different doping concentrations are used for the various junctions and diodes, the range may be much higher or lower, as selected by a designer. For example, aluminum alloys, tungsten alloys, or the like could be used for the Schottky diode and the doping concentrations in the silicon could be varied.

When the voltage of the drain terminal D is driven below the ground voltage reference most of the recirculation current is passed through the Schottky diode SD, and none or only a small amount of the recirculation current can pass through the body diode Db if the Schottky diode is conducting a threshold current. The Schottky diode SD prevents the parasitic NPN transistor QP from switching on until the threshold current is reached.

Similarly, if the DMOS transistor is driving an inductive load, and the source terminal S is connected to the inductive load, the oversupply effect described above may occur if the power supply to the inductive load is suddenly changed. The presence of the Schottky diode SD diverts the recirculation current from the body diode Db and prevents the parasitic PNP transistor QP2 from switching on.

An advantage of the placement of the Schottky diode SD is that it permits a large amount of current to flow from the source terminal S to the drain terminal D without the body diode Db or the parasitic transistors QP or QP2 becoming active. In the DMOS transistors of prior art, the parasitic transistors

5 QP and QP2 draw current any time the body diode Db is forward biased. In addition to the amount of current in the body diode Db, the rate of change of voltage across the transistor, dV/dt , also influences the response of the transistors QP and QP2. In the DMOS transistor according to the invention, the body diode Db and the parasitic transistors QP and QP2 are held off even when a large

10 current is being drawn through the Schottky diode SD. For example, the source to drain current can be in the range of 4-6 amps or higher for this DMOS transistor in the integrated circuit and still avoid latch-up and parasitic problems in this transistor and also in the rest of the integrated circuit. The invention thus permits conducting a large operating current in a transistor on an integrated

15 circuit without causing parasitic effects in other circuits on the same substrate. Further, the parasitic effects are avoided until a threshold current is drawn through the Schottky diode. The threshold current is determined in part by the area of the Schottky diode SD integrated into the structure of the DMOS transistor, the metals used, and other processing factors. In one embodiment, the

20 area of the Schottky diode and metallic alloys are selected to ensure a threshold current of in excess of 4 amps, using the factors and materials described above. The body diode Db starts to draw significant current only after the Schottky diode SD is conducting well above the threshold current because the forward bias needed to switch on the body diode Db is much higher than the forward bias

25 needed for the Schottky diode SD. The Schottky diode SD thus prevents latch-up. It also prevents turn-on of an SCR when a current from the source terminal S is less than a threshold current.

Another advantage of the DMOS transistor according to a first embodiment of the invention is the P⁻ ring region 88 surrounding the rectifying contact between the metallic layer 98 and the epitaxial layer 60. The P⁻ ring region 88 preferably overlaps both the gate electrode 84 and the metallic layer 98, though this is not strictly required. The P⁻ ring region 88 increases the breakdown voltage of the Schottky diode SD by creating a deeper depletion region within the epitaxial layer 60. This has the advantage of increasing the breakdown voltage of the DMOS transistor. The Schottky diode SD may have a finite amount of leakage current, but the leakage current is inversely proportional to the potential of the rectifying contact, and a compromise may be reached between the amount of leakage current allowed and the desired contact potential. As described above, a DMOS transistor according to the invention may operate without the P⁻ ring region 88.

As a further advantage, the metallic layer 98 overlaps both the N⁺ source regions 90 and 92 as well as the P⁺ region 94. This ensures that they are held at the same voltage and is a further benefit to prevent latch-up and parasitic effects.

An inventive DMOS transistor and a method for fabricating the inventive DMOS transistor have been described. The details of well known circuits such as an H-bridge circuit for controlling an inductive load have not been shown in detail in order not to unnecessarily obscure the invention. In addition, it will be appreciated that, although an embodiment of the invention has been described above for purposes of illustration, various modifications may be made without deviating from the spirit and scope of the invention. For example, the order of steps in the fabrication of the DMOS transistor may be rearranged. Also, those skilled in the art will appreciate that DMOS transistors having a different arrangement of regions could be employed according to the present

invention. Numerous variations are well within the scope of this invention. Accordingly, the invention is not limited except as by the appended claims.

CLAIMS

1. A DMOS transistor for an IC circuit, comprising:
 - an epitaxial layer of a first conductivity type formed over a substrate;
 - a deep barrier region formed within adjoining surface portions of the substrate and the epitaxial layer;
 - a deep drain region extending from a surface of the epitaxial layer to outer peripheral regions of the deep barrier region to define a well region within the epitaxial layer;
 - a body region of a second conductivity type formed within the well region;
 - first and second source regions of the first conductivity type positioned at a surface of the well region and within the body region;
 - first and second portions of gate electrodes positioned above the first and second source regions, respectively, the body region, and the well region;
 - a conductive drain contact coupled to the deep drain region; and
 - a metallic source contact coupled to the first and second source regions and to a central portion of the well region.
2. The DMOS transistor of claim 1 wherein the metallic source contact and the central portion of the well region define a Schottky diode structure in parallel with an intrinsic body diode of the DMOS transistor.
3. The DMOS transistor of claim 2 wherein the Schottky diode replaces the intrinsic body diode of the DMOS transistor by diverting current from flowing through the intrinsic body diode.

4. The DMOS transistor of claim 1 wherein the resultant structure defines a Schottky diode which shunts a majority of current in recirculation avoiding a turn-on of parasitic devices.

5. The DMOS transistor of claim 2, further including a ring of the second conductivity type positioned in the central portion of the well region and in contact with the metallic source contact to increase a breakdown voltage of the Schottky diode.

6. A DMOS device for reducing the effects of parasitic devices in an IC circuit driving an inductive load, the device comprising:

an epitaxial layer formed on a substrate;

a well region formed by a deep drain region extending from a surface of the epitaxial layer and over a peripheral area of a deep barrier region located within the epitaxial layer and the substrate;

a body region within the well region, the body region containing first and second source regions;

a plurality of insulated gate electrodes formed over outer portions and inner central portions of the first and second source regions, respectively, the body region, and the well region;

a guard ring in a central surface portion of the well region and surrounded by the body region;

a first metallic contact coupled to the deep drain region; and

a Schottky metallic contact coupled to the source regions and to the central surface portion of the well region between the insulated gate electrodes and contacting the guard ring.

7. A DMOS device for reducing operational effects of parasitic devices associated with IC circuits, the device comprising:

a well region defined by a buried isolation region having an overlapping deep drain region within an epitaxial layer;

a body region containing first and second source regions within the well region;

insulated gates formed over a portion of the first and second source regions; and

a Schottky contact coupled to a central portion of the well region and spaced from the body region, the Schottky contact defining a portion of a Schottky diode within the epitaxial layer having operational characteristic means for reducing operational characteristics of parasitic devices associated with IC circuits.

8. The DMOS device of claim 7, further including a guard ring barrier spaced from the body region and adjacent to the Schottky contact, the guard ring barrier having operational characteristic means for increasing a breakdown voltage of the Schottky diode.

9. A DMOS transistor in an IC circuit, comprising:

an epitaxial layer of a first conductivity type formed over a substrate of a second conductivity type;

a drain region of a first conductivity type formed within the epitaxial layer;

a body region of the second conductivity type formed within the epitaxial layer;

a source region of the first conductivity type formed within the body region;

a gate electrode positioned above the source region, the body region, and the epitaxial layer;

a conductive drain contact coupled to the drain region; and
a metallic source contact coupled to the source region and to the epitaxial layer.

10. The DMOS transistor of claim 9 wherein the metallic source contact is in contact with the epitaxial layer at a surface of contact, the surface of contact forming a rectifying barrier.

11. The DMOS transistor of claim 10 wherein the surface of contact between the metallic source contact and the epitaxial layer forms a Schottky diode, the Schottky diode conducting current when a forward bias is applied from the metallic source contact to the conductive drain contact.

12. The DMOS transistor of claim 11 wherein the source region comprises two annular source regions separated by an annular region of the second conductivity type and the gate electrode comprises two annular gate electrodes positioned, respectively, above the two annular source regions; and

wherein the body region is an annular body region surrounding a central portion of the epitaxial layer, the central portion of the epitaxial layer being in contact with the metallic source contacts to form the Schottky diode.

13. The DMOS transistor of claim 12, further comprising:
a ring region of the second conductivity type formed in the central portion of the epitaxial layer, the ring region being in contact with the metallic source contact to increase a breakdown voltage of the Schottky diode;
a deep barrier region of the first conductivity type formed in the substrate below the epitaxial layer, the deep barrier region having a circular geometry with outer portions, the outer portions being in contact with the drain region.

14. A process for manufacturing a DMOS device in an IC circuit, the process comprising the steps of:

forming an epitaxial layer of a first conductivity type dopant over a substrate;

forming a deep barrier region within adjoining surface portions of the substrate and the epitaxial layer, the deep barrier region having a higher dopant concentration of the first conductivity type than the epitaxial layer;

implanting a deep drain region extending from a surface of the epitaxial layer to outer peripheral regions of the deep barrier region defining a well region within the epitaxial layer;

implanting a body region of a second conductivity type within the well region;

implanting first and second source regions of the first conductivity type at a surface of the well region and within the body region;

forming a first insulated gate above an outer portion of the first source region, the body region, and the well region;

implanting a guard ring in a central surface area of the well region and surrounded by the body region, the guard ring having a predetermined depth within the well region;

forming a second insulated gate above an inner central portion of the second source region, the body region, and the well region;

depositing a conductive drain contact over the deep drain region; and

depositing a conductive source contact over the first and second source regions and the central surface area of the well region inside the second insulated gate.

15. The process of claim 14, further including the step of implanting a central body region of the second conductivity type between the first and second source regions.

16. The process of claim 14, further including the step of implanting a deep isolation region of the second conductivity type extending from the surface of the epitaxial layer to the substrate, and circumferentially spaced from and surrounding the deep barrier region and the deep drain region.

the *Journal of the Royal Society of Medicine* (1962, 55, 101-102) and the *Journal of Clinical Pathology* (1962, 16, 101-102).

DMOS TRANSISTORS WITH
SCHOTTKY DIODE BODY STRUCTURE

ABSTRACT OF THE DISCLOSURE

A DMOS device in a complex integrated circuit having a well region defined by a buried isolation region and an overlapping deep drain region within an epitaxial layer formed over a substrate, a body region having two source regions within the well region, insulated gates over the two source regions, and a Schottky contact over a central portion of the well region and spaced from the body region. The Schottky contact defines a Schottky diode within the epitaxial layer for diverting current from the substrate in the event of a below ground effect or an oversupply effect. The invention reduces or eliminates altogether the effects of parasitic transistors in the complex integrated circuit.




FIG. 1 PRIOR ART




FIG. 2 PRIOR ART




FIG. 3 PRIOR ART




FIG.4




FIG.5




FIG.6




FIG. 7.




FIG. 8.




FIG. 9.




FIG. 10





FIG. 11




N 60

N^{\pm} 54

$P^- 50$

FIG. 12




N 60

N^{\pm} 54

$P^- 50$

FIG. 13



N 60

$N^+ 5^-$

$P^- 50$

FIG. 14




Fig. 15




FIG. 16




FIG. 16 A





FIG. 17



DECLARATION AND POWER OF ATTORNEY

As the below-named inventor, I, Paolo Menegoli, declare that:

My residence, post office address, and citizenship is as stated below under my name.


I believe I am the original, first, and sole inventor of the invention entitled "DMOS TRANSISTORS WITH SCHOTTKY DIODE BODY STRUCTURE," which is described and claimed in the foregoing specification and for which a patent is sought.

I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment specifically referred to herein (if any).

I acknowledge my duty to disclose information of which I am aware which is material to the examination of this application in accordance with 37 C.F.R. § 1.56(a).

I hereby appoint EDWARD W. BULCHIS, Registration No. 26,847; GEORGE C. RONDEAU, JR., Registration No. 28,893; DAVID V. CARLSON, Registration No. 31,153; ROBERT IANNUCCI, Registration No. 33,514; MICHAEL J. DONOHUE, Registration No. 35,859; CLARENCE T. TEGREENE, Registration No. 37,951; BRYAN A. SANTARELLI, Registration No. 37,560; JOHN C. STEWART, Registration No. 40,188; and ROBERT E. MATES, Registration No. 35,271, comprising the firm of SEED and BERRY LLP, 6300 Columbia Center, Seattle, Washington 98104-7092; and LISA K. JORGENSEN, Registration No. 34,845; IRENA LAGER, Registration No. 39,260; and THEODORE E. GALANTHAY, Registration No. 24,122, as our attorneys to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. Please direct all telephone calls to Robert E. Mates at (206) 622-4900 and telecopies to (206) 682-6031.

I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further, that these statements were made with the knowledge that the making of willfully false statements and the like is punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and may jeopardize the validity of any patent issuing from this patent application.



Paolo Menegoli

Date 03/14/1997

Residence : City of Milpitas, County of Santa Clara
State of California

Citizenship : Italy

P.O. Address : 1775 Milmont Drive, #308
Milpitas, California 95035

\rem\0086\w1 (850063.498)